

#### **Embedded Control Systems**

#### Samarjit Chakraborty

www.rcs.ei.tum.de
 TU Munich, Germany

Joint work with Dip Goswami (now at TU/e), Reinhard Schneider (now at Audi), Wanli Chang (now at Singapore Institute of Technology), Anuradha Annaswamy (MIT), Arne Hamann (Bosch), and many others ...

#### **Control Systems Design**



## **Control Systems Implementation**



## **The Design Flow**





## **The Design Flow**











#### **Semantic Gap**



#### **Controller Design**

Semantic gap between model and implementation

#### **Controller Implementation**

**Research Questions?** 

- How should we quantify this gap?
- How should we close this gap?

Solution: Controller/Architecture Co-design

# Resource-aware Controller Design

#### **Controller Design**

stability, settling time, peak overshoot, ...

#### Implementation Platform

computation, communication memory, power, ...

- Traditionally, Computer Science has been concerned with *efficient* implementation of algorithms
- What are notions of efficiency? Computation, communication, memory, energy, ...
- Metrics for control algorithms have been different ...

#### **Control Tasks - Characteristics**

The deadlines are usually not *hard* for control-related messages

**DC motor:** 
$$\frac{d}{dt} \begin{bmatrix} \dot{\theta} \\ i \end{bmatrix} = \begin{bmatrix} -\frac{b}{J} & -\frac{K}{J} \\ -\frac{K}{L} & -\frac{R}{L} \end{bmatrix} \begin{bmatrix} \dot{\theta} \\ i \end{bmatrix} + \begin{bmatrix} 0 \\ \frac{1}{L} \end{bmatrix} \lor \dot{x} + \dot{x}(t) = Ax(t) + Bu(t)$$
**Objective:**  $\dot{\theta} \to 50$ 

A fraction of feedback signals being dropped



#### **Control Tasks - Characteristics**



Sensitivity of control performance depends on the state of the controlled plant



- (1) The computation requirement at the steady state is less, i.e., sampling frequency can be reduced (e.g., event-triggered sampling)
- (2) The communication requirements are less at the steady state, (e.g., lower priority can be assigned to the feedback signals)

#### Bottomline



- Embedded and Real-time Systems
  - Meeting deadlines is the center of attraction
- Co-design
  - Deadline takes the back seat
  - As a result, the design space becomes bigger
  - Resulting design is better, robust, cost-effective ...
- Design objectives shift from "lower level" metrics like deadlines to metrics governing system dynamics (like stability)

#### What about NCS?





Networked Control Systems

- Take network characteristics into account when designing the control laws
  - Packet drops, delays, jitter ...

## What about NCS? Answer: ANCS



Arbitrated Networked Control Systems

- ANCS We can design the network
  - By taking into account control performance constraints
- Problem: How to design the network?
- Given a network, how to design the controller?
  - NCS problem
- Co-design Problem: How to design the network and the controller together?



#### **A Simple Case**

# Controller Design: Continuous Model

• We have a linear system given by the state-space model

 $\dot{x} = A x + Bu$ y = Cx

• For *n-dimensional* Single-Input-Single-Output (SISO) systems

$$x = \begin{bmatrix} x_1 & x_2 & \cdots & x_n \end{bmatrix}'$$
$$A \in R^n \times R^n, B \in R^n \times \mathbf{1}, C \in \mathbf{1} \times R^n$$

Objective

$$y \to r \text{ as } time \to \infty$$

• u = ?

# Controller Design: Continuous Model

Control law

$$u = Kx + Fr$$

- r = reference
- K = feedback gain
- F = static feedforward gain

- How to design K?
- How to design F?

## **Computing Feedback Gain**



• Choose the desired closed-loop poles at

$$\left[\begin{array}{cccc}\alpha_1 & \alpha_2 & \alpha_3 & \cdots & \alpha_n\end{array}\right]$$

- Pole placement is a constrained optimization problem (poles: decision variables, objective: control performance, constraints: saturation, stability)
- Using Ackermann's formula we get

$$K = -\begin{bmatrix} 0 & 0 & \cdots & 1 \end{bmatrix} \gamma^{-1} H(A)$$
  
where  
$$\gamma = \begin{bmatrix} B & AB & A^2B & \cdots & A^{n-1}B \end{bmatrix}$$
$$H(A) = (A - \alpha_1 I)(A - \alpha_2 I)(A - \alpha_3 I) \cdots (A - \alpha_n I)$$

• Poles of (A+BK) are at  $\begin{bmatrix} \alpha_1 & \alpha_2 & \alpha_3 & \cdots & \alpha_n \end{bmatrix}$ 

#### **Static Feedforward Gain**



u = Kx + Fr

 $K \rightarrow \text{pole placement}$ 

 $F \rightarrow$  static feedforward gains are calculated as

follows

Closed-loop system

$$\dot{x} = (A + BK)x + BFr$$
$$y = Cx$$

Taking Laplace 
$$\rightarrow X(s) = (sI - A - BK)^{-1}BFR(S)$$
  
transform  
 $\rightarrow Y(s) = CX(s) = C(sI - A - BK)^{-1}BFR(S)$   
 $\rightarrow G_{cl}(s) = \frac{Y(s)}{R(s)} = C(sI - A - BK)^{-1}BF$ 

F should be chosen such that y(t)  $\rightarrow$  r (constant) as t  $\rightarrow \infty$  i.e.,

Using final value theorem  $\implies \lim_{s \to 0} sY(s) = r$ 

$$\implies F = \frac{1}{C(-A - BK)^{-1}B}$$

#### **Digital Platform: Sample and Hold**



- Input u(t) is piecewise constant
- Look at the sampling points

#### **ZOH Sampling**





#### **Design: Step 1 (Discretization)**

$$\dot{x} = A \ x \ +Bu$$
$$y = Cx$$

ZOH periodic sampling with period = h

. ...

$$\begin{aligned} x[k+1] &= \phi x[k] + \Gamma u[k] \\ y[k] &= C x[k] \\ \end{aligned}$$
 where

$$\phi = e^{Ah}$$

$$\Gamma = \int_0^h e^{As} B ds$$

$$e^{Ah} = I + Ah + \frac{A^2h^2}{2!} + \frac{A^3h^3}{3!} + \dots$$

## Design: Step 2 (Controller Design)

• Given system: 
$$\begin{aligned} x[k+1] &= \phi x[k] + \Gamma u[k] \\ y[k] &= C x[k] \end{aligned}$$

• Control law: u[k] = Kx[k] + Fr

Objectives

- (i) Place system poles
- (ii) Achieve y  $\rightarrow$  r as t  $\rightarrow \infty$
- (iii) Design K and F

1. Check controllability of  $(\phi, \Gamma) \rightarrow$  must be controllable.  $\gamma$  must be invertible.

$$\gamma = \left[ \begin{array}{cccc} \Gamma & \phi \Gamma & \phi^2 \Gamma & \cdots & \phi^{n-1} \Gamma \end{array} \right]$$

2. Apply Ackermann's formula  $K = -\begin{bmatrix} 0 & 0 & \cdots & 1 \end{bmatrix} \gamma^{-1} H(\phi)$ 

3. Feedforward gain 
$$F = \frac{1}{C(I - \phi - \Gamma K)^{-1}\Gamma}$$

#### Step 2



#### Given

$$\begin{aligned} x[k+1] &= \phi x[k] + \Gamma u[k] \\ y[k] &= C x[k] \\ \phi \in R^n \times R^n, \Gamma \in R^n \times 1, C \in 1 \times R^n \end{aligned}$$

- The control input u[k] = Kx[k] such that closed-loop poles are at  $\begin{bmatrix} \alpha_1 & \alpha_2 & \alpha_3 & \cdots & \alpha_n \end{bmatrix}$
- Using Ackermann's formula:

$$K = -\begin{bmatrix} 0 & 0 & \cdots & 1 \end{bmatrix} \gamma^{-1} H(\phi)$$
  
where  
$$\gamma = \begin{bmatrix} \Gamma & \phi \Gamma & \phi^2 \Gamma & \cdots & \phi^{n-1} \Gamma \end{bmatrix}$$
$$H(\phi) = (\phi - \alpha_1 I)(\phi - \alpha_2 I)(\phi - \alpha_3 I) \cdots (\phi - \alpha_n I)$$

#### **Continuous Vs Discrete Time**





#### **The Real Case**



#### Feedback loop



### **Control Loop**





Ideal design assumes:  $\tau = 0$  or  $\tau << h$ 

## **Control Task Triggering**



- In general, T<sub>m</sub> and T<sub>a</sub> tasks consume negligible computational time and are time-triggered
- T<sub>c</sub> needs finite computation time and is preemptive
- When multiple tasks are running on a processor,  $T_c$  can be preempted



Sensor-to-actuator delay:  $\tau$ 

## Control Task Model: Constant Delay



sensor-to-actuator delay  $\tau = D_c$ 







When multiple processors want to transmit data at the same time, how is the contention resolved?

- Using a bus arbitration policy, i.e., determine who gets priority
- Examples of arbitration policies
  - Time Division Multiple Access (TDMA)
  - Round Robin (RR)
  - Fixed Priority (FP)
  - Earliest Deadline First (EDF), ...

## Time Vs Event-Triggered Arbitration



#### **Bus period**

All components have a priory knowledge of the message send/ receive time instants (global time)

## Time Vs Event-Triggered Arbitration



#### **Event-triggered arbitration policy:**



## **Computing Response Times**





**Event-triggered arbitration policy** 

Response time of i<sup>th</sup> task  $\mathbf{r}_i = \mathbf{e}_i + \sum_{j \in hp(i)} ([\mathbf{r}_i/\mathbf{T}_j] \times \mathbf{e}_j)$ 

## Response Time in Event-Triggered

Response time of i<sup>th</sup> task:  $\mathbf{r}_i = \mathbf{e}_i + \sum_{j \in hp(i)} ([\mathbf{r}_i/\mathbf{T}_j] \times \mathbf{e}_j)$ 

- **hp(i)** set of all tasks having priority higher than i
- $T_j$  period of task j
- $[\mathbf{r}_i/\mathbf{T}_i]$  number of times task i is preempted by task j
- e<sub>i</sub> execution time of task i
- Response time of task i is made up of:
  - Execution time of task i and
  - the time during which i is preempted and higher priority tasks are running

#### Example: Compute WCRT for task 3



**Fixed point computation:**  $\mathbf{r}_{3}^{0} = \mathbf{e}_{3}$  (initial value)

 $\begin{aligned} r_3^{\ 1} &= e_3 + \sum_{j \in \{1,2\}} \left( \left\lceil r_3^{\ 0}/T_j \right\rceil \times e_j \right) = 4 + \left\lceil 4/6 \right\rceil 1 + \left\lceil 4/8 \right\rceil 2 = 7 \\ r_3^{\ 2} &= e_3 + \sum_{j \in \{1,2\}} \left( \left\lceil r_3^{\ 1}/T_j \right\rceil \times e_j \right) = 4 + \left\lceil 7/6 \right\rceil 1 + \left\lceil 7/8 \right\rceil 2 = 8 \end{aligned}$  $r_3^3 = e_3 + \sum_{i \in \{1,2\}} ([r_3^2/T_i] \times e_i) = 4 + [8/6]1 + [8/8]2 = 8$  $r_3^3 = r_3^2$ 



## Controller design steps for D<sub>c</sub> < h





ZOH sampling with period h and constant sensor-to-actuator delay D<sub>c</sub>

New discrete-time model: Sampled-data model

Continuous-time model

 $x[k+1] = f_1(x[k], u[k])$  $y[k] = f_2(x[k])$ 

Step II

Step I



Achieve y  $\rightarrow$  r as t  $\rightarrow \infty$ 

(ii)
# Snapshot of One Sampling Period

What happens within one sampling period?





#### $\dot{x} = A x + Bu \qquad \qquad x(t) = e^{At}x(0) + \int_0^t e^{A(t-\tau)}Bu(\tau)d\tau$ y(t) = Cx(t)





 $x[k+1] = \phi x[k] + \Gamma_1(D_c)u[k-1] + \Gamma_0(D_c)u[k]$ 

$$\phi = e^{Ah}$$
  

$$\Gamma_1(D_c) = \int_{h-D_c}^{h} e^{As} B ds$$
  

$$\Gamma_0(D_c) = \int_0^{h-D_c} e^{As} B ds.$$

### **Sampled-data Model**



$$\dot{x} = A x + Bu$$
$$y = Cx$$

Continuous-time model

ZOH sampling with period h and constant sensor-to-actuator delay D<sub>c</sub>

$$x[k+1] = \phi x[k] + \Gamma_1(D_c)u[k-1] + \Gamma_0(D_c)u[k]$$
  
$$y[k] = Cx[k]$$

 $\phi = e^{Ah}$   $\Gamma_1(D_c) = \int_{h-D_c}^{h} e^{As} B ds$  $\Gamma_0(D_c) = \int_0^{h-D_c} e^{As} B ds.$ 

Sampled-data model

End of Step 1

### **Augmented System**



• We define new system states:

$$z[k] = \left[ egin{array}{c} x[k] \ u[k-1] \end{array} 
ight]$$

• With the new definition of states, the state-space becomes

$$z[k+1] = \phi_{aug} z[k] + \Gamma_{aug} u[k]$$
$$y[k] = C_{aug} z[k]$$

where the augmented matrices are defined as follows

$$\phi_{aug} = \begin{bmatrix} \phi & \Gamma_1(D_c) \\ 0 & 0 \end{bmatrix}, \ \Gamma_{aug} = \begin{bmatrix} \Gamma_0(D_c) \\ I \end{bmatrix}$$
$$C_{aug} = \begin{bmatrix} C & 0 \end{bmatrix}$$

# Controller Design for $D_c < h$





1. Check controllability of  $(\phi_{aug}, \Gamma_{aug}) \rightarrow$  must be controllable.  $\gamma$  must be invertible where  $\gamma$  is defined as follows

$$\gamma_{aug} = \left[ \begin{array}{ccc} \Gamma_{aug} & \phi_{aug} \Gamma_{aug} & \phi_{aug}^2 \Gamma_{aug} & \cdots & \phi_{aug}^{n-1} \Gamma_{aug} \end{array} \right]$$

2. Apply Ackermann's formula  $K = -\begin{bmatrix} 0 & 0 & \cdots & 1 \end{bmatrix} \gamma_{aug}^{-1} H(\phi_{aug})$ 

3. Feedforward gain 
$$F = \frac{1}{C_{aug}(I - \phi_{aug} - \Gamma_{aug}K)^{-1}\Gamma_{aug}}$$

#### End of Step II

### Summary: Design for $D_c < h$





# Computation, Communication and Memory-aware Controller Design

# **Automotive Communication Buses**



- Time-Triggered Bus Protocols
  - **Time-Triggered Protocol (TTP)** mostly used for reliable/guaranteed communication. Also used in avionics (airplanes)
  - Based on Time Division Multiple Access (TDMA) policy
  - Has two variants TTP/A and TTP/C
    - "A" refers to "Automotive Class A" for soft real-time applications. It is a scaled down version of TTP and is cheaper
    - "C" refers to "Automotive Class C" for hard real-time applications. It is the full version of TTP and offers fault tolerance
- Event-Triggered Bus Protocols
  - **Controller Area Network (CAN)** widely used for chassis control systems and power train communication
  - Based on fixed priority scheduling policy
  - Does not provide hard real-time guarantees

# Time-Triggered or Event-Triggered?

	<b>Time-Triggered</b>	<b>Event-Triggered</b>
<b>Timing Guarantees</b>	Deterministic behavior, higher dependability	Difficult to provide hard real-time guarantees
<b>Target Applications</b>	Regular/Periodic	Good performance for asynchronous events
<b>Bus Utilization</b>	Low if applications are not periodic	High
Flexibility	Small change might require full redesign	Flexible and scalable
Composability	Different components can be easily composed	Difficult to provide timing guarantees

# **Mix of Time- and Event-Triggered**



- The question of Time-Triggered or Event-Triggered is a subject of debate. Each has its own advantages and disadvantages
- This has led to the development of mixed or hybrid protocols which combine the features of both time- and event-triggered paradigms
- Examples
  - **TTCAN** Time-Triggered CAN, built on top of CAN
  - FlexRay started by DaimlerChrysler and BMW. It is widely believed that this will become the most popular bus protocol in the future







- Tasks  $T_1, ..., T_8$  send messages over a FlexRay bus
- $T_1, T_2, T_3$  over the ST segment and  $T_4, ..., T_8$  over the DYN segment
- In the first cycle, T<sub>5</sub>, T<sub>6</sub> and T<sub>7</sub> have messages to send, but not T<sub>4</sub> and T<sub>8</sub>. Message from T<sub>6</sub> did not fit into the DYN segment
- In the second cycle,  $T_4$ ,  $T_5$  and  $T_8$  had nothing to send. Message from  $T_7$  did not fit into the DYN segment

### **Communication Schedules**



Time-triggered (TT)

- The temporal behavior is predictable
- The bandwidth utilization is poor
- Availability is limited

Event-triggered (ET)

- The temporal behavior is unpredictable
- The bandwidth utilization is better
- Availability is higher

Conventional design: Use TT for control-messages

#### Challenge:

Can we design controllers that use fewer TT slots but still have good control performance?

# Quality of Control vs. System State





#### **Observations**

- The performance of a control application is more sensitive to the applied control input in transient state compared to that in steady-state
- ET communication for the control signals is good enough in the steadystate
- TT communication is better suited for transient state

### **Mode Switching Scheme**





### Example

 We consider two distributed control applications communicating via a hybrid communication bus

$$C_{1} : x[k+1] = A_{1}x[k] + B_{1}u[k]$$

$$C_{2} : x[k+1] = A_{2}x[k] + B_{2}u[k]$$

$$A_{1} = \begin{bmatrix} 0.4 & 1.0 \\ -1.56 & -0.9 \end{bmatrix}, B_{1} = \begin{bmatrix} 0.3 \\ 0.1 \end{bmatrix},$$

$$A_{2} = \begin{bmatrix} 1.2 & 0.2 \\ -1.8 & -2.1 \end{bmatrix}, B_{2} = \begin{bmatrix} 0.2 \\ 0.3 \end{bmatrix}.$$

 We apply state-feedback controller for both, i.e., u[k] =Fx[k]



#### **Performance with TT Communication**



#### **Performance with ET Communication**





#### **Performance with Switching**





### **Experimental Setup**





# **Design Flow**





### **ECU Software Development**





#### **Experimental Results**





**Purely event-triggered** 



20



Mixed time-/event-triggered

Purely time-triggered









- What is the disturbance model?
- How many time-triggered slots?
- How many switches?
- Controller design
   Time-Triggered
   Event-Triggered
- Engineering issues: protocol constraints



## **Computation-aware Controller Design**





- Consider a control task that has a sampling period of 5 ms and execution time of 3 ms
- This implies that only one such task can be implemented on a processor

#### **Example - OSEK/VDX Operating System**



- Often the operating system is configured to support only a fixed set of sampling periods
- For a control application, if the required sampling period is not offered by the operating system then a smaller sampling period has to be used
- But this leads to poor utilization of the processor



- Again consider the control task that was previously sampled at 5ms
- Instead, with the schedule {5ms, 5ms, 10ms, repeat} the average sampling period is 6.67ms and this might be an acceptable sampling period, while 10ms might not be acceptable
- Now with such a non-uniform sampling schedule, two control tasks can be implemented on the same processor, whereas with a sampling period of 5ms only one task can be implemented
- Questions: (i) How to design controllers that use such nonuniform sampling? (ii) How to design such schedules?

#### Switching between multiple sampling periods





- The switching between different sampling period are only allowed at intervals of 10 ms
- Schedule design is an optimization problem



Time instant	Release	
0ms	Applications with periods of $2ms$ , $5ms$ and $10ms$	
2ms	Applications with the period of $2ms$	
4ms	Applications with the period of $2ms$	
5ms	Applications with the period of $5ms$	
6ms	Applications with the period of $2ms$	
8ms	Applications with the period of $2ms$	
10ms	Repeat actions at $0ms$	

Release times of different applications with different sampling periods



#### Designing controllers with non-uniform sampling periods



• The plant dynamics is given by:

$$\dot{\mathbf{x}}(t) = \mathbf{A}\mathbf{x}(t) + \mathbf{B}u(t),$$
$$y(t) = \mathbf{C}\mathbf{x}(t),$$

where  $\mathbf{x}(t) \in \mathbb{R}^n$  is the system state y(t) is the system output, and u(t) is the control input applied to the system

- Assuming a sampling period of h, the sampled system states are  $\mathbf{x}[k] = \mathbf{x}(t_k), t_k = kh, k = 0, 1, 2, 3, \cdots$
- The sampled outputs are  $y[k] = y(t_k)$



#### System Model (contd.)

- The discrete values of the control input are similarly denoted by  $\boldsymbol{u}[\boldsymbol{k}]$
- Using zero-order hold (ZOH), the input applied to the plant is  $u(t) = u[k], t_k \le t < t_{k+1}$
- Hence, the discrete dynamics of the system are given by

$$\mathbf{x}[k+1] = \mathbf{A}_d \mathbf{x}[k] + \mathbf{B}_d u[k],$$
$$y[k] = \mathbf{C} x[k],$$

where 
$$\mathbf{A}_d = e^{\mathbf{A}h}, \ \mathbf{B}_d = \int_0^h (e^{\mathbf{A}\tau'} d\tau') \mathbf{B}$$







- Consider two applications with C<sub>1</sub> and C<sub>2</sub> that are sharing a single ECU
- C<sub>1</sub> has a period of 2 ms and an execution time of 0.7 ms
- $C_2$  has a period of 5 *ms* and an execution time of 2 *ms*
- Assume that they are scheduled using a preemptive fixed priority scheduling policy with rate monotonic priority assignments




#### New system model

- To cope with the variations in task completion times, we assume that the actuation is done at the end of the sampling period
- Hence, the resulting system model is:

$$\mathbf{x}[k+1] = \mathbf{A}_d \mathbf{x}[k] + \mathbf{B}_d u[k-1]$$

# Controller with non-uniform sampling

- Let the operating system offer a set of sampling periods  $\phi$ •
- A control application uses a sequence of sampling period  $\bullet$ given by  $S = \{T_1, T_2, T_3, \dots, T_N\}$ where  $\forall j \in \{1, 2, \dots, N\}, \ T_i \in \phi$
- Hence, the schedule of sampling periods used by the controller is given by

$$T_1 \to T_2 \to \cdots \to T_N \to T_1 \to T_2 \to \cdots \to T_N \to repeat$$

 $L_i = \frac{Ne_i}{N}.$ The resulting load on the processor is where  $e_i$  is the execution time of the controller

 $\sum_{j=1} T_j$ 



## **Resulting system dynamics**

 Dynamics of the resulting system within one cycle of S is given by:

$$\begin{aligned} \mathbf{x}[k+1] &= \mathbf{A}_{d}(T_{1})\mathbf{x}[k] + \mathbf{B}_{d}(T_{1})u[k-1], \\ \mathbf{x}[k+2] &= \mathbf{A}_{d}(T_{2})\mathbf{x}[k+1] + \mathbf{B}_{d}(T_{2})u[k], \\ \vdots \\ \mathbf{x}[k+N] &= \mathbf{A}_{d}(T_{N})\mathbf{x}[k+N-1] + \mathbf{B}_{d}(T_{N})u[k+N-2]. \end{aligned}$$
Time:  $t_{k}(0ms) \quad t_{k+1}(2ms) \quad t_{k+2}(4ms) \quad t_{k+3}(6ms) \quad t_{k+4}(8ms) \quad t_{k+5}(10ms) \quad t_{k+6}(15ms) \quad t_{k+7}(20ms) \end{aligned}$ 
State:  $x[k] \quad \bigwedge x[k+1] \quad \bigwedge x[k+2] \quad \swarrow x[k+3] \quad \swarrow x[k+4] \quad \And x[k+5] \quad \oiint x[k+6] \quad \swarrow x[k+7] \quad u[k+7] \quad u[k] \quad u[k+1] \quad u[k+2] \quad u[k+3] \quad u[k+3] \quad u[k+4] \quad \swarrow x[k+5] \quad \dotsb x[k+6] \quad \oiint x[k+6] \quad \swarrow x[k+7] \quad u[k+6] \quad \oiint x[k+6] \quad (K_{7}, F_{7}) \quad (K_{1}, F_{1}) \quad (K_{2}, F_{2}) \quad (K_{3}, F_{3}) \quad (K_{4}, F_{4}) \quad (K_{5}, F_{5}) \quad (K_{6}, F_{6}) \quad (K_{7}, F_{7}) \quad S^{0} &= \{2ms, 2ms, 2ms, 2ms, 2ms, 5ms, 5ms\} \end{aligned}$ 





- Let us introduce a new augmented system state  $\mathbf{z}[k] = \left[ \mathbf{x}[k] \ u[k-1] \right]^T$
- Then for  $\forall j \in \{1, 2, \dots, N\}$  we have

$$\mathbf{z}[k+j] = \begin{bmatrix} \mathbf{A}_d(T_j) & \mathbf{B}_d(T_j) \\ \mathbf{0} & 0 \end{bmatrix} \mathbf{z}[k+j-1] + \begin{bmatrix} \mathbf{0} \\ 1 \end{bmatrix} u[k+j-1]$$

# where $\mathbf{0}$ is a zero vector

The system and input matrices for the augmented state are

$$\mathbf{A}_{aug}(T_j) = \begin{bmatrix} \mathbf{A}_d(T_j) & \mathbf{B}_d(T_j) \\ \mathbf{0} & 0 \end{bmatrix}, \ \mathbf{B}_{aug}(T_j) = \begin{bmatrix} \mathbf{0} \\ 1 \end{bmatrix}$$

• The system output is

$$y[k+j-1] = \mathbf{C}_{aug}\mathbf{z}[k+j-1]$$

where  $\mathbf{C}_{aug} = \begin{bmatrix} \mathbf{C} & 0 \end{bmatrix}$ 

• The control input is designed as

$$u[k+j-1] = \mathbf{K}_j \mathbf{z}[k+j-1] + F_j r$$





#### **Resulting system dynamics**

 Hence, the closed loop dynamics of the system is given by

$$\mathbf{z}[k+j] = \mathbf{A}_{aug}(T_j)\mathbf{z}[k+j-1] + \mathbf{B}_{aug}(T_j)u[k+j-1]$$
$$= (\mathbf{A}_{aug}(T_j) + \mathbf{B}_{aug}(T_j)\mathbf{K}_j)\mathbf{z}[k+j-1] + \mathbf{B}_{aug}(T_j)F_jr$$

• The closed loop system matrix may be denoted as

$$\mathbf{A}_{cl,j} = \mathbf{A}_{aug}(T_j) + \mathbf{B}_{aug}(T_j)\mathbf{K}_j$$



- Hence, the overall system dynamics in one cycle for a schedule  $S^0 = \{2ms, 2ms, 2ms, 2ms, 2ms, 5ms, 5ms\}$  is given by

$$\begin{aligned} \mathbf{z}[k+7] &= \mathbf{A}_{cl,7}\mathbf{z}[k+6] + \mathbf{B}_{aug}(T_7 = 5ms)F_7r \\ &= \mathbf{A}_{cl,7}(\mathbf{A}_{cl,6}\mathbf{z}[k+5] + \mathbf{B}_{aug}(T_6 = 5ms)F_6r) + \mathbf{B}_{aug}(T_7 = 5ms)F_7r \\ &= \mathbf{A}_{cl,7}\mathbf{A}_{cl,6}\mathbf{z}[k+5] + \mathbf{A}_{cl,7}\mathbf{B}_{aug}(T_6 = 5ms)F_6r + \mathbf{B}_{aug}(T_7 = 5ms)F_7r \\ &= \mathbf{A}_{cl,7}\mathbf{A}_{cl,6}(\mathbf{A}_{cl,5}\mathbf{z}[k+4] + \mathbf{B}_{aug}(T_5 = 2ms)F_5r) \\ &+ \mathbf{A}_{cl,7}\mathbf{B}_{aug}(T_6 = 5ms)F_6r + \mathbf{B}_{aug}(T_7 = 5ms)F_7r \\ &= \mathbf{A}_{cl,7}\mathbf{A}_{cl,6}\mathbf{A}_{cl,5}\mathbf{z}[k+4] + \mathbf{A}_{cl,7}\mathbf{A}_{cl,6}\mathbf{B}_{aug}(T_5 = 2ms)F_5r \\ &+ \mathbf{A}_{cl,7}\mathbf{B}_{aug}(T_6 = 5ms)F_6r + \mathbf{B}_{aug}(T_7 = 5ms)F_7r \end{aligned}$$

:

# **Resulting system dynamics**





# **Controller design**



- The poles to place are the eigenvalues of  $A_{cl,j}$
- The number of poles are (n+1)N
- To ensure stability, the eigenvalues of the overall closed-

oop system matrix 
$$\prod\limits_{j=1}^7 \mathbf{A}_{cl,j}$$

must have absolute values of less than unity

 Once the poles are chosen, the feedback and feedforward gains can be determined in the usual way (as discussed for the earlier problems)



 Choosing the poles involves solving a complex optimization problem, taking into account constraints like input saturation and settling time

#### Example





- Execution time of each application is 0.7ms
- Schedule for  $C_1$  and  $C_2$  is  $\{2ms, 2ms, 2ms, 2ms, 2ms, 5ms, 5ms\}$
- Schedule for  $C_3$  and  $C_4$  is  $\{5ms, 5ms, 2ms, 2ms, 2ms, 2ms, 2ms, 2ms\}$

## Schedule/controller co-synthesis



- Given a set of plants, how to synthesize the controllers and a schedule such that control objectives are satisfied and the maximum number of controllers can be packed into a single processor
- Since there are non-convex and non-linear optimization problems, heuristic optimization techniques are needed
- While they may perform well in practice, there are no optimality guarantees

R,CS

- System setup:
  - Processor executing multiple control applications
  - These applications are on a flash memory and are fetched by the processor one after the other
- Schedule is given as:  $(\mathcal{C}_1, \mathcal{C}_2, \mathcal{C}_3, \mathcal{C}_1, \mathcal{C}_2, \mathcal{C}_3, \cdots)$



#### How does a Cache Work? Direct Mapped Cache



• Mapping: address is modulo the number of blocks in the cache



#### **Cache Misses**



- This results in each control application evicting the code of the previous application from the on-chip memory (cache)
- Hence, each application experiences a larger execution time (resulting from the code having to be fetched from the flash memory)
- This increases the sampling period of each application





• Average Sampling period  $h_{avg} = h_1 = h_2 = h_3 = \sum_{i=1,2,3} E_i^{wc}$ 

• Sensor-to-actuator delay  $au_i^{sa} < h_i$ 

• Discrete-time Controller Design for  $D_c$ <h case







• Sensor-to-actuator delay reduces for second and third instances.  $\tau_i^{sa}(1) = \bar{E}_i^{wc}(1) = E_i^{wc}, \ \tau_i^{sa}(2) = \tau_i^{sa}(3) = \bar{E}_i^{wc}(2) = \bar{E}_i^{wc}(3) = E_i^{wc} - \bar{E}_i^g,$  $\bar{E}_i^g$  = is the WCET reduction for memory aware schedule.

• Average sampling period reduces.

$$\bar{h}_{avg} = \frac{h_i(1) + h_i(2) + h_i(3)}{3} = \frac{\sum_{i=1}^3 \sum_{j=1}^3 \bar{E}_i^{wc}(j)}{3} < \frac{3 \cdot \sum_{i=1}^3 E_i^{wc}}{3} < h_{avg}$$



- Consists of two problems
  - How to estimate the guaranteed reduction in worst case execution time?
    - Needs program analysis techniques
  - How to do controller design for non-uniformly sampled systems?

#### **Program Analysis Technique**







	Basic Block	$RCS^{IN}$	$RCS^{OUT}$
Initialization	$b_0$	$\{[\top, \top, \top, \top]\}$	$\{[m_0, \top, \top, \top]\}$
	$b_1$	$\{[m_0, \top, \top, \top]\}$	$\{[m_0, m_1, m_2, m_3]\}$
	$b_2$	$\{[m_0, \top, \top, \top]\}$	$\{[m_0,  op, m_2, m_3]\}$
	$b_3$	$\{[m_0, m_1, m_2, m_3], [m_0, \top, m_2, m_3]\}$	$\{[m_4, m_1, m_2, m_3], [m_4, \top, m_2, m_3]\}$
Results from Fixed-Point Computation	$b_0$	$\{[\top, \top, \top, \top]\}$	$\{[m_0, \top, \top, \top]\}$
	$b_1$	$\{[m_0, \top, \top, \top], [m_0, m_1, m_2, m_3]\}$	$\{[m_0, m_1, m_2, m_3]\}$
	$b_2$	$\{[m_0, \top, \top, \top]\}$	$\{[m_0,  op, m_2, m_3]\}$
	$b_3$	$\{[m_0, m_1, m_2, m_3], [m_0, \top, m_2, m_3]\}$	$\{[m_4, m_1, m_2, m_3], [m_4, \top, m_2, m_3]\}$

	Basic Block	$LCS^{IN}$	$LCS^{OUT}$
Initialization	$b_3$	$\{[\top, \top, \top, \top]\}$	$\{[m_4, \top, \top, \top]\}$
	$b_2$	$\{[m_4,  op,  op,  op]\}$	$\{[m_4,  op, m_2, m_3]\}$
	$b_1$	$\{[m_4,  op,  op,  op]\}$	$\{[m_4, m_1, m_2, m_3]\}$
	$b_0$	$\{[m_4, m_1, m_2, m_3], [m_4,  op, m_2, m_3]\}$	$\{[m_0, m_1, m_2, m_3], [m_0,  op, m_2, m_3]\}$
Results from Fixed-Point Computation	$b_3$	$\{[\top, \top, \top, \top]\}$	$\{[m_4,  op,  op,  op]\}$
	$b_2$	$\{[m_4,  op,  op,  op]\}$	$\{[m_4,  op, m_2, m_3]\}$
	$b_1$	$\{[m_4, \top, \top, \top], [m_4, m_1, m_2, m_3]\}$	$\{[m_4, m_1, m_2, m_3]\}$
	$b_0$	$\{[m_4, m_1, m_2, m_3], [m_4, \top, m_2, m_3]\}$	$\{[m_0, m_1, m_2, m_3], [m_0, \top, m_2, m_3]\}$

## Schedule/controller co-synthesis

R,CS

- Again, similar to the previous problem
  - What should be the sampling schedule and the controller design?
- For various different memory architectures, the problem changes
  - For example, cache + scratchpad memory
- Similar problems for multicore processors (e.g., with shared cache)

## **Cross-layer Design**



- What are the "layers" in a cross-layer design?
  - Model
  - Code side-effects (e.g., all control inputs applied simultaneously?)

numerical precision

- Implementation of the code on a distributed architecture timing
  - uning
- Hardware/device level characteristics

incorrect computations

need to reboot - timing



- Model to code
  - How to verify that the model-level semantics are preserved in the code?
  - Simulink code generator offers different optimization options. But what impact do they have on preserving model semantics?

 In the case of mismatch, should we change the model, the refinement, of both? How?





- Model to code
  - How to carry over proofs from the model level to an implementation?



• Which refinements are "proof preserving"?



- Code to platform
  - Co-synthesis
    - Given plant + control objectives + platform constraints
    - Synthesize controller + its implementation



• What kind of optimization techniques are needed?

## **Recurring open issues**



- Some open (control theoretic) issues
  - Dealing with occasional loss of feedback signal
    - Work in NCS: only over infinite horizons, deals only with stability
    - Needed: finite length characterizations of allowed loss patterns, beyond stability
  - Tighter analysis of switched systems with known switching behavior
    - Known results: stability analysis under arbitrary switching patterns, very conservative results
    - Needed: analysis for specified switching behaviors, synthesize switching patterns that guarantee stability
  - Control with non-uniform sampling periods
  - Control with state-specific communication delays

#### References



- Wanli Chang, Dip Goswami, Samarjit Chakraborty, Lei Ju, Chun Jason Xue, Sidharta Andalam: Memory-Aware Embedded Control Systems Design. IEEE Trans. on CAD of Integrated Circuits and Systems 36(4): 586-599 (2017)
- Samarjit Chakraborty, Mohammad Abdullah Al Faruque, Wanli Chang, Dip Goswami, Marilyn Wolf, Qi Zhu: Automotive Cyber-Physical Systems: A Tutorial Introduction. IEEE Design & Test 33(4): 92-108, 2016
- Wanli Chang, Samarjit Chakraborty: Resource-aware Automotive Control Systems Design: A Cyber-Physical Systems Approach. Foundations and Trends in Electronic Design Automation 10(4): 249-369 (2016)
- Dip Goswami, Reinhard Schneider, Samarjit Chakraborty: Relaxing Signal Delay Constraints in Distributed Embedded Controllers. IEEE Trans. Contr. Sys. Techn. 22(6): 2337-2345 (2014)
- Harald Voit, Anuradha M. Annaswamy, Reinhard Schneider, Dip Goswami, Samarjit Chakraborty: Adaptive switching controllers for systems with hybrid communication protocols. American Control Conference (ACC) 2012
- Harald Voit, Anuradha Annaswamy, Reinhard Schneider, Dip Goswami, Samarjit Chakraborty: Adaptive switching controllers for tracking with hybrid communication protocols. Conference on Decision and Control (CDC) 2012